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The goal of this project was to design a portable device that can quickly and
accurately detect the difference between single and double stranded DNA. This was
accomplished by analyzing the capacitive properties of DNA solutions and implement-
ing a charge-based capacitive monitoring system to detect and analyze the solutions.
The detection system was designed without reliance on expensive functionalized elec-
trodes, and instead is able to detect the properties of free-floating DNA. This ap-
proach greatly reduces the cost of the materials needed to construct the device. It
also decouples the main sensor apparatus from the bulk of the electronics, reducing
the quantity of electronic devices needed and increasing their overall reusability. The
designed system is shown to be able to reliably distinguish between single-stranded,
hybridized, and partially-hybridized DNA molecules in solution. Over the course of
this project, three design iterations were created. Several test setups and experimen-
tal protocols were also designed and implemented. The designs, setups, protocols,
and their subsequent results are presented.
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1Chapter 1
Introduction
Rapid and accurate identification of disease is crucial for healthcare in the twenty-
first century. Diagnostic methods differ between types of ailments: musculoskeletal
diagnostics can be performed via physical inspection and x-ray imaging, neurological
diagnostics can be achieved via magnetic resonance imaging and electroencephalogra-
phy, heart conditions can be analyzed using electrocardiography, and so on. But when
it comes to diagnosis of bacterial or viral infections, there are very few methods that
allow doctors to be absolutely sure of the identity of the pathogen involved. These
methods (bacterial culture, microscopy, serology, deoxyribonucleic (DNA) analysis, et
cetera) require access to costly, bulky, and energy-intensive equipment. All too often,
patients in low-resource environments find themselves without access to the tools that
are required for quick diagnosis of life-threatening problems. In this chapter, we will
explain the background of the problems regarding low-resource diagnostics, followed
by an overview of the goals and accomplishments of this thesis.
21.1 Background
When a patient presents with a bacterial infection, the pathogen responsible for the
infection must be identified before it can be treated. Identification is an integral part
of patient diagnosis and care, and it often must be done within specific constraints:
Incorrectly diagnosing or treating a bacterial infection can lead to harmful mutations
that make it more difficult to eradicate, but deliberating too long on the proper
treatment can lead to unnecessary deterioration of the patients condition. These
constraints are doubly emphasized in low-resource conditions, where lack of access to
clean facilities can cause infections to worsen more rapidly than they would otherwise.
As such, different techniques for rapid, accurate diagnosis of bacterial infections are
greatly needed.
Currently, most methods of identifying bacterial pathogens require an abundance
of time, equipment, or both. Bacterial cultures require sterile agar plates to be
available at all times. Genetic identification requires constant access to expensive,
room-filling, and energy-intensive machines. As such, doctors needing to diagnose
patients that don’t have access to these resources are hard-pressed to be sure of the
correct course of action. Given these conditions, a rapid, low-cost, and simple method
of identifying bacterial pathogens is needed. Recent bioinformatics research [7] have
shown that it is possible to detect the presence or absence of bacterial species by ana-
lyzing random fragments of bacterial DNA. One aspect of the analysis is the detection
of the presence or absence of particular patterns in random fragments obtained from
bacteria existing in the host.
31.1.1 Properties of DNA
DNA molecules have a number of properties that we will take advantage of for this
application. The molecules themselves consist of a sugar-phosphate backbone at-
tached to a sequence of nucleobases. Each base selectively forms hydrogen bonds
with one other base. Adenine (A) specifically bonds with thymine (T) while guanine
(G) specifically bonds with cytosine (C). This selective bonding ensures that for any
DNA molecule with a given sequence of bases, there exists only one other sequence
that it will completely bond with. This unique sequence is called the complement.
The bonding of single-stranded DNA to form double-stranded DNA is referred to as
‘hybridization’. Figure 1.1 gives a brief overview of these concepts.
1.2 Motivation
In this thesis, the design of a low-cost, low-profile method of identifying the hybridiza-
tion state of DNA is explained. Accurate identification of genetic sequences based on
their hybridization with known probe sequences can potentially provide a level of cer-
tainty in pathogen identification that was previously unattainable for any operation
outside of a well-resourced facility. With the realization of this system, the goal of
having a low-cost, low-resource, low-profile and high-accuracy diagnostic tool is one
step closer to reality.
1.3 Overview
In the next chapter, we will provide some background information on the state of
biosensing in general and DNA detection in particular. We will then explain the design
and operation of the charge-based capacitive monitoring (CBCM) DNA detection
4Figure 1.1: An illustration of the selective hybridization properties of DNA [1].
system designed for this project. Experimental setups will be described and explained,
along with the relevant experimental protocols used in characterizing the system’s
behavior. The results of testing the system will be presented and analyzed, and
future work on the system will be discussed.
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Review of Existing Biosensing
Literature
2.1 Introduction
The term ‘biosensing’ covers a wide range of signal acquisition and processing appli-
cations. Most of these focus on the monitoring and analysis of signals that originate
within living organisms. These signals can be any parameter that varies over time,
such as body temperature, heart rate, cardiac potentials, nerve or muscle activity,
lactic acid buildup, or blood gas concentrations. In this chapter, we will provide an
overview of the most prominent biosensing applications. We will then try to provide
some insight into the more specific problem of DNA hybridization detection and the
various methods that have been devised to solve it.
62.2 Biosignal Monitoring
A large majority of biosensing research focuses on quantifying or monitoring biosignals
within the body. The target signal can be any physical parameter that changes over
time, such as glucose levels in the blood [2] or heart potentials [3]. The method of
monitoring differs depending on desired outcomes and constraints inherent to the
signal itself.
The simplest biosignal monitoring systems to understand are perhaps the old-
est ones, which are generally designed for electric potential monitoring. Electric
potential monitoring systems monitor the electrical signals generated by various bod-
ily functions, such as heart and brain activity. These systems typically consist of
externally-placed electrodes attached to complex filtering and amplification circuits.
The process of monitoring the electrical potentials of the heart is called electrocar-
diograms, and the machines used to do so are called electrocardiographs, or ECGs
for short. Similarly, the monitoring of the brain’s electrical signals is called elec-
troencephalography, and is done by electroencephalograms, or EEGs. The first ECG
monitoring system was developed by Augustus Waller in 1887. William Einthoven
improved upon the design in 1902, winning him the 1924 Nobel Prize in Medicine for
his efforts [4]. The first EEG systems were also developed in the late nineteenth and
early twentieth century, with the first human EEG recorded in 1924 [5]. With the
increase in attention to personalized medicine and tailored diagnoses, much atten-
tion is now being given towards patient comfort, with emphasis on reduced invasion,
low-profile control systems, and remote telemonitoring of signal acquisition [3,6,8,9].
The increased emphasis on dry or non-contact based sensing creates an additional
need to filter the acquired signals to compensate for noise created by the non-ideal
channel [10]. In contrast, chemical monitoring systems examine the chemical signa-
7ture of biological processes by quantifying the amount of a target substance within
the body. A common example of this is monitoring blood glucose levels in diabetic
patients [2]. Most chemical sensing is done via amperometric sensors, which allow for
conversion of analyte concentrations into a measurable current for electronic analysis
and recording [11,12]
For both potential and chemical monitoring systems, there is a great deal of inter-
est in making low-profile implantable electronics for continuous monitoring. Encapsu-
lation methods play a large role in allowing such devices to operate for long periods of
time. The main method of encapsulation is via parylene, a chemically and electrically
inert substance that does a good job of shielding electronics while avoiding physical
rejection by the body’s defense mechanisms [13–16]. Implanted electronics also have
the advantage of much closer access to their respective signal sources. Proximity also
provides a way for devices to feed back to their signal sources, either in a regulatory
fashion over an extended period of time (such as with a pacemaker) or in response to
a physical stimulus (such as with epileptic detection circuits) [17].
2.3 Literature Related to DNA Detection
Another class of biosensing relates to the detection of certain biomolecules within a
sample. Of interest to us in this work specifically is the detection of the presence and
identity of DNA within a sample. Most efforts focus on the use of electrodes that
have been functionalized with DNA probes [18,19]. DNA functionalization allows the
probes to sense specific sequences of single-stranded DNA (ssDNA). Silicon comple-
mentary metaloxidesemiconductor (CMOS) sensing microstructures have been found
to be especially useful for detection of DNA. These devices typically have function-
alized electrode wells on a CMOS die [20–22]. As the DNA in the sample combines
8with the DNA on the electrodes, the capacitance of the fluid sample changes [18, 23]
. As such, most DNA detection schemes need to be able to measure changes in ca-
pacitances [24–27]. It should be noted that since the DNA samples are held as fluid
samples, steps need to be taken to prevent water damage to the silicon sensing die.
Parylene encapsulation is extremely useful, as it can be tightly controlled during ap-
plication and neatly removed from sensing sites after the fact, preventing fluid contact
with sensitive circuitry and chip package bond wires [28].
The capacitance detection scheme that is of particular interest to us is charge-
based capacitive monitoring (CBCM) [29–34]. CBCM provides the ability to compare
the difference in capacitance between two entities. The difference in capacitance is
converted into a proportional amount of charge. The ability to output a measurement
as a quantity of charge can potentially grant the ability to make extremely precise
measurements. Such measurements are extremely necessary when measuring sensi-
tive systems such as biological samples. If utilized correctly, a CBCM-based device
could provide a method for quickly and accurately identifying the living contents of
biological samples based on their DNA outside of a lab.
2.4 Conclusion
In this chapter, we provided a brief overview of some different types of biosensing. We
also provided some background into the current state of silicon-based DNA detection.
In the next chapter, we will explain the principles behind CBCM operation, as well
as some of the choices made during the design of the different versions of the CBCM
device.
9Chapter 3
Overview of Design
3.1 Introduction
In this chapter, we will explain how CBCM systems work. We will also cover nonide-
alities in the CBCM design and explain the design choices made to overcome them.
Next, we will explain the auxiliary electronics needed to run the detection system,
and finally, we will provide an overview of how the different iterations of the detection
system are set up.
3.2 Overview of CBCM Design and Operation
The charge-based capacitive monitoring circuit design works by monitoring the dif-
ference in the amount of electric charge that can be held by two different capacitors.
The capacitors are each attached to one side of a symmetrical arrangement of current
mirrors. Figure 3.1 provides illustrations for this explanation. First, the clock signal
Φ1 goes low, turning on the P-type field-effect transistors (PFETs) it is attached to.
This allows the capacitors to charge up, causing an electric current to flow in each
10
(a) Central transistors of a
CBCM core.
(b) Mirroring transistors
and integrating capacitor of
a CBCM core.
(c) Clock signals of a
CBCM core.
Figure 3.1: Some basic figures demonstrating the operation of a CBCM core [35].
side of the circuit. The currents flow until the capacitors are both charged. While the
capacitors are charging up, their currents are mirrored around the circuit until they
both act upon the same node. At this point, the currents are subtracted from each
other, producing a current that is the difference between the two. This difference
current is then integrated on CInt, causing the voltage across it to rise (or drop) in
proportion to the difference between the two sensing capacitors. Once the currents
have finished flowing, Φ1 goes high, shutting off the PFETs and keeping the accu-
mulated charge on the capacitors. At this point, both capacitors are charged up to
the same voltage, but the difference in the dielectric properties of the samples mean
that different amounts of charge are stored in each capacitor. It is effectively that
charge that was mirrored around the circuit to the output node. Shortly afterwards,
Φ2 goes high, causing the attached N-type field-effect transistors (NFETs) to turn
on. The capacitors then discharge back to zero. Φ2 goes low once more, shutting off
the NFETs, before Φ1 goes low again and begins the sequence again.
Ideally, the integrated capacitor will only exhibit charge-up behavior. This re-
quires us to fix one capacitor’s value and set the opposite capacitor to only rise in
capacitance. The former capacitor is referred to as CRef , while the latter becomes
CSense. In the case of this application, the goal was to have the capacitances of CRef
11
and CSense be modulated by the presence of either single-stranded or double-stranded
DNA. Over multiple iterations of this pattern, the integrating capacitor will then
slowly charge up. Once CInt charges past the voltage VRef , the comparator output
goes high, pulsing ΦOut and activating an NFET in parallel with CInt. CInt is then
discharged, allowing for the process to start over. The larger the disparity between
CRef and CSense, the more charge will be transferred to CInt every clock cycle. With
more charge will come a faster charge-up of CInt, and thus a more frequent toggling
of ΦOut. Thus, higher frequencies of ΦOut correspond to greater disparities between
the input capacitors.
3.2.1 Non-Idealities and Compensatory Measures
For the CBCM circuit to behave exactly as described, a number of unrealistic sim-
plifying assumptions must be made. First, the description assumes that current flow
happens nearly instantaneously, with CRef and CSense charging and discharging in-
finitely quickly. This assumption allows us to make the clock signals Φ1 and Φ2
arbitrarily fast. Second, the description assumes that the currents from CRef and
CSense arrive at the subtraction node at exactly the same time. This allows us to
predict the result of the current subtraction as a single-line current. Third, the de-
scription assumes that the mirrors (three in total) are all perfectly balanced. This
allows us to assume that the currents from the input capacitors are perfectly matched
at all times. Finally, the overall description assumes that no leakage current is present
at any time during operation. This is simply because it is often difficult and incon-
venient to account for leakage current and other subthreshold operation behaviors in
metal-oxide semiconductor field-effect transistors (MOSFETs) in general descriptions
of circuit behaviors.
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With respect to the first assumption, it is obvious that current does not flow in-
stantaneously. As the input capacitors grow, they will begin to sink more and more
current, thus requiring more time to fully charge up. To compensate for this, we
need to have a good idea of the ranges of input capacitances we will be dealing with.
We can then change the speed of our input clocks to give adequate time for the ca-
pacitors to charge and discharge completely. For the second assumption, since the
subtracted current has to be mirrored twice and must travel much farther than the
other, it is clear that the currents will not arrive simultaneously at the subtraction
node. However, we do know that both currents will eventually get there, so even
though the subtracted current will arrive later than the initial current, we know that
with enough time, the subtraction will occur as intended anyway. To allow for this,
we must again make sure that our clock signals give enough time for this to happen.
For the third assumption, the physical realities of CMOS fabrication make perfectly
matched transistor circuits inherently unrealistic. We can attempt to make up for
fabrication gradients and fabrication nonidealities by employing common design tech-
niques such as symmetrical or common-centroid layouts, but we will always be faced
with a certain degree of uncontrollable mismatch between devices. To compensate
for this, the subtracted current path has a set of calibration transistors placed in
parallel with it. Each calibration transistor, when activated, provides a set amount
of extra current which can be added to the main mirror current as compensation.
If less current is needed, the main mirror can be shut off so that smaller calibration
branches can compensate. For the proposed circuit, the calibration branches were
set up to have mirror ratios that decreased in a binary fashion. There are a total of
seven branches, including the main mirror, allowing for seven bits of control of the
mirror ratio: 127 steps in all, with 64 corresponding to the theoretically and ideally
matched case. Finally, for the fourth assumption, it is unrealistic to assume that
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leakage currents will not play at least a small role in the circuit’s end behavior. To
counteract leakage currents that may prevent full operation of the circuit, a compara-
tor was installed to force the current mirrors into full shutdown between clock pulses.
The comparator was fed a threshold voltage to one terminal and was connected to
the positive terminal of Cref through a buffering level shifter. Once the voltage across
Cref rises enough to cause the output of the level shifter to surpass the threshold,
the comparator activates N-type transistors that clamp the upper and lower current
mirrors shut, preventing any current from leaking through. After CRef is discharged,
the comparator is deactivated and the mirrors are allowed to operate again.
3.2.2 Analog Design Method
To realize the CBCM circuit, a number of analog circuits had to be designed. The
design process was multistep and varied in complexity from circuit to circuit, but it
always followed the same general steps. All design steps were done using the Cadence
VLSI chip design toolkit with a 0.5 µm, 3-metal CMOS rule set.
Every circuit design starts as a schematic in the Cadence Virtuoso design tool.
Devices such as FETs, capacitors, and resistors are placed with parameters based on
crude, back-of-the-envelope calculations. Schematics are simulated using the Virtuoso
Analog Design Environment (ADE), and through repeated simulations and adjust-
ments, the design parameters are fine tuned to get the best possible performance.
Once the schematic version of the circuit behaves as expected, work begins on the
physical layout of the circuit. All of the analog circuits used in the CBCM core require
transistor geometries to be precisely matched to each other. As mentioned earlier,
inaccuracies and imperfections inherent to the chip fabrication process make perfect
matching of separate transistors nearly impossible. To counteract this, geometrically
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matched transistors are laid out in an interdigitated and symmetrical arrangement
whenever possible. This reduces the effect of the imperfections in the fabrication
process and helps us to maintain the operation of the circuit.
Once the layout is complete, it is checked for adherence to the design kit’s design
rules, after which it is checked against the original schematic for correctness. If the
circuit passes both checks, then the layout can be extracted and its operation can
be simulated based on the known physical characteristics of the silicon technology.
For complex circuits, the simulated behavior of the extracted version of the layout
tends to differ at least slightly from the schematic simulations. The layout can then
be adjusted to compensate for these deviations.
Once all of these steps have been taken, the layout is ready for use in other
layouts. The final layout of each iteration of the CBCM circuit consisted of several
separately designed and tested layouts all placed together for a larger system. This
modular method of design makes the realization of large complex systems much more
manageable. For the original CBCM system to operate, five auxiliary circuits are
needed: a clock generation circuit, a bias network, two types of comparators (a track-
and-latch comparator and a basic two-stage op-amp) and a delay line. The second
and third iterations did away with the need for the comparator but added the need
for a dedicated SPI memory register and interface circuit.
3.2.3 Digital Design Method
The design and implementation of digital circuits differs quite a bit from that of analog
circuits. Digital typically consist of repeated use of a handful of predefined logic gates,
all of which are composed of different arrangements of inverter circuits. The repetition
in digital circuits make them very good candidates for automated layout techniques, as
15
machines are often better than humans at maximizing the usage of limited amounts
of space. Digital circuits are also less susceptible to the imperfections inherent to
silicon fabrication as a whole. Because of the ‘all or nothing’ nature of digital signals,
minor variations in the parameters of the silicon die do not affect the operation of
digital circuits nearly as much as analog ones.
The Cadence RTL-EDI toolchain was used to design the digital circuits necessary
for the second and third CBCM iterations. First, a VHDL file needs to be written
describing the desired operation of the digital circuit. A testbench VHDL file can
also be written to simulate the VHDL circuit’s operation by feeding in digital control
signals as needed. Once the VHDL scripts are written, they can be compiled using
the Cadence RTL tool. The compilation is typically initiated by calling a .TCL (Tool
Control Language) script. The .TCL script contains a series of software commands
that specify the desired operational parameters of the circuit. These parameters
include items such as clock pruning, worst-case system delay, target clock operation,
et cetera. The .TCL command feeds the parameters to the RTL tool, which does
its best to create a circuit that adheres to them while still fulfilling the operation
defined in the VHDL file. If compilation is successful, the RTL tool can be used to
view the simulated circuit and see if it works as expected. If it does, the RTL file
also generates a verilog file describing the generated circuit. This verilog file can be
fed to the EDI tool via another .TCL script. The EDI tool tries to create a layout of
the system described in the verilog file while adhering to physical constraints (such as
total circuit area and types of metal to use) described in the TCL file. If the layout
is successful, a densely packed layout of the circuit described in the initial VHDL file
will be produced. The layout can then be imported into the Cadence Virtuoso tool
and checked for proper operation.
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3.3 Auxiliary Circuits
To ensure proper operation, the CBCM core is supported by a handful of auxiliary
circuits. These circuits provide a number of services, ranging from generation of
clocks and bias voltages to control of status indicators and digital information.
3.3.1 Clock Generation
One of the most crucial subsystems in the CBCM circuit is used for clock generation.
Φ1 and Φ2 are non-overlapping signals with the same overall frequency. Φ1’s wide
duty cycle makes it easy to generate by external electronics, so it was chosen to be
fed in from the outside as the basis for all other internally generated clock signals. Φ2
is generated from Φ1 by a combination of current-starved delay lines, a D flip flop,
and inverting logic gates, as shown in figure 3.2.
Figure 3.2: Φ2 generation circuit.
3.3.2 Bias Network
For the CBCM core and its supporting circuitry to work properly, various bias and
threshold voltages must be supplied. Static bias voltages and threshold voltages that
are determined to be relatively unchanging are provided by the bias voltage subcircuit.
The subcircuit is a basic constant-transconductance circuit, shown in figure 3.3. The
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transconductance of the transistors in the circuit are independent of power-supply
voltage, process variations, and changes in temperature [36]. It should be noted that
the resistor shown in the schematic is external to the chip die, and is connected via
an external pad. Making the resistor external gives the ability to calibrate the circuit
should the need arise.
Figure 3.3: Bias circuit used for the CBCM system. The needed voltages are supplied
by two of these circuits in parallel. The shown resistor is external to the chip to allow
for calibration.
3.3.3 SPI Status Register
The later iterations of the CBCM device aimed for increased automated behavior.
This took the form of an serial peripheral interface (SPI) register which stored the
various binary values needed to control the system’s operation. The layout of this
register can be seen in figure 3.4. The data stored in the register controlled aspects
of the system such as which calibration branches were to be switched on and whether
the internally generated Φ2 and comparator signals were to be used. The register was
designed using VHDL code loaded into the Cadence design environment’s RTL-EDI
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toolchain. It operates with a clock polarity and phase of 1 with select and reset lines
both active low. The dimensions of the final layout of the SPI memory register were
695.10 µm by 490.95 µm.
Figure 3.4: Final EDI-generated layout for a 16-bit SPI register.
3.3.4 Comparators
Two types of comparators are used in the CBCM circuit’s operation. The first com-
parator’s operation is described in [37]. Its schematic can be seen in figure 3.5. It
generates the aforementioned ΦOut and discharges CInt once it passes the threshold
voltage VRef . To operate, the comparator needs two overlapping clock signals, one
of which is simply a delayed version of the other. We reused Φ1 to provide the first
clock signal and passed it through a current-starved delay line to get the second.
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Figure 3.5: Output track-and-latch comparator.
The second type of comparator is simply a repurposed basic two-stage op amp.
It is used to shut down the current mirrors during the CBCM core’s ‘downtime’ in
order to prevent extraneous subthreshold leakage currents. The schematic of this
comparator can be seen in figure 3.6.
Figure 3.6: Anti-leakage BTS op-amp/comparator.
3.4 Design Iterations
Over the course of this project, the CBCM device has undergone two major design
revisions. What follows is a description of each iteration of the device. All devices
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Figure 3.7: Simplified block schematic of one CBCMSS1 core.
were fabricated using a 0.6 µm, 3-metal CMOS technology.
3.4.1 First Version
The first version of the device was almost exactly as described above. Figure 3.7 shows
a block diagram of this version, while figure 3.8 shows the physical layout. The device
was designed to output a digital signal ΦOut which would vary in frequency according
to the difference in input capacitance. Three CBCM cores were implemented on a
single die, each designed for a different range of capacitances. The ranges centered
around 200 fF, 5 pF, and 25 pF. Each core was attached to three pairs of interdigitated
top-metal capacitors, and a 2-to-4 decoder circuit was used to select between pairs
for testing. The capacitors attached to the 25 pF core were twice as long as the other
capacitors. Additionally, each capacitor was put in parallel with a duplicate capacitor
to allow for testing of a wider range of capacitances. Each of the three capacitors had
different passivation conditions. The first pair had the sensing capacitor depassivated,
the second pair was completely depassivated, and the third pair had both capacitors
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passivated. In addition, the integrated capacitor was broken out to a pad through a
voltage buffer so that the charge build-up could be monitored externally.
Figure 3.8: Layout of the first version of the CBCMSS system.
In order to characterize the interdigitated capacitors, test capacitors were placed
in the remaining open spaces of the die.
Figure 3.9: Scanning electron micrographs of a depassivated test probe.
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Two of each size were placed, with one of each depassivated. The test capacitors
had both terminals attached to internal pads to allow for testing via probe station.
Scanning electron micrographs of the depassivated capacitors can be seen in figure
3.9 The die was placed in a 52-pin LQFP package.
3.4.2 Second Version
Figure 3.10: Simplified block schematic of one CBCMSS2 core.
The second version of the device had a significant change in the output stage.
Figure 3.10 shows a block diagram of this version, while figure 3.11 shows the physical
layout. The output comparator and integrating capacitor were removed from the
design entirely. Instead, the device was made to output the result of the current
subtraction directly. This was to be then processed by an external charge-sensitive
amplifier for analysis. In addition, a 32-bit SPI memory register was implemented on
the chip to control the binary control data for the CBCM core. Four CBCM cores
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were implemented this time around: 3 for different ranges of capacitances, each with
3 selectable input interdigitated capacitor pairs, as well as a fourth core attached
to a common-centroid bank of parallel polysilicon plate capacitors. The fourth core
was a clone of the 5 pF range CBCM core. Each capacitor was designed to have
a capacitance of approximately 1 pF. The reference input of the CBCM circuit was
loaded with 1 pF, while the sensing input was loaded with a switchable bank of eight
of the 1 pF capacitors, allowing for the value of CSense to change from 1 pF to 8
pF in 1 pF increments. In this way, the fourth core was designed to provide more
testing options for the circuit’s operation. Again, the die was placed in a 52-pin
LQFP package.
Figure 3.11: Layout of the second version of the CBCMSS system.
It should be noted that the output of this iteration was designed to be quantified
by a specific multichannel analyzer (MCA), which is described in chapter 4. The
MCA can only effectively analyze currents if they are being sunk by (i.e. traveling
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’into’) the CBCM circuit. We swapped the positions of CRef and CSense in the CBCM
system, meaning that CSense now pulled current away from the output node while
CRef fed current in. If CRef were to dominate CSense, it would cause current to be
sourced instead of sunk. To remedy this we could try to adjust the calibration bits
to strengthen the CSense mirrors as needed.
3.4.3 Third Version
The third and final version was greatly pared down from the previous two. The
layout of this iteration can be seen in figure 3.12. A single core was implemented
this time, selected from previous iterations for direct fluid sensing. The die had no
on-chip input capacitors. Instead, the core was designed to take external inputs. The
motivation for this was the desire to make a low-cost device; external capacitor wells
are much cheaper to manufacture and can be disposed of more easily than microwells
placed on a silicon die. Making the test sites external to the chip also increases
the chip’s longevity and removes the problem of die encapsulation and microfluidic
considerations, as there is no longer a need to immerse the die in test fluid. The
reduction in needed auxiliary controls allowed me to reduce the SPI register from 32
bits to 16, and the die was placed in a low-profile 24-pin QFN package.
This iteration of the CBCM core was also designed to be coupled with the MCA
detailed in [38]. Since the capacitive inputs are external to the CBCM chip, if we
find that the circuit begins to source current in stead of sink, we can again either
recalibrate the core to sink current instead, or simply swap the positions of the input
capacitances.
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Figure 3.12: Layout of the third version of the CBCMSS system.
3.5 Conclusion
In this chapter, we provided an explanation of how the CBCM systems convert differ-
ences in capacitance into proportional amounts of charge. We also examined some of
the nonidealities encountered in realizing CMOS-level CBCM systems and explained
the techniques that were used to suppress them. Finally, we explained the differ-
ent subsystems needed to keep the CBCM system operational, and showed how the
CBCMSS system had evolved in each of its iterations.In the next chapter, we will
explain how these iterations were tested.
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Chapter 4
Experimental Setup
4.1 Overview
In order to characterize the problem of DNA detection, several experiments were set
up. Of these, three involved testing the designed CBCM chips, while two others
attempted to characterize the capacitance of fluid samples of saline and solutions of
DNA, respectively. What follows is an overview of how each of these experiments
were set up.
4.2 Fluid Capacitance Tests
In order to get an idea for the magnitude of capacitance the third iteration of the
CBCM chip would have to analyze, several tests were done to analyze the capacitance
of various solutions. The electrodes consisted of copper traces embedded in printed
circuit boards. The traces all had a layer of soldermask to prevent direct contact with
fluids and keep the DC resistance of the setup high. The electrodes consisted of 22
fingers of copper trace, eleven to a side. Each trace was 0.01” wide, 0.725” long, and
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spaced 0.006” apart. Each side of the electrode was connected to a PCB testpoint.
The electrode was surrounded by a silicone glue to create a makeshift fluid reservoir.
It was found that 0.6 mL of fluid was needed to cover the electrode completely.
Tests were done by filling the reservoir with test solution and then measuring the
capacitance across the electrode with an RCL meter. Measurements were recorded
at one minute after solution deposition to allow for settling of the sample. After each
measurement, the electrode board was rinsed and dried according to the protocol
detailed in Chapter 5.
Two types of solutions were tested: saline solutions of varying concentrations and
solutions of DNA with varying content. The saline solutions were varied in concen-
tration from 1 M to 5 M. The DNA solutions were either of single-stranded DNA,
single-stranded DNA mixed with its complement, or single-stranded DNA mixed with
a 3 base mismatched complement. Solution preparation is detailed chapter 5 of the
thesis.
During DNA solution tests, due to the small magnitude of variations in the mea-
sured capacitances, extra precautions were taken to avoid extraneous electromagnetic
interference. Tests were done at the University of Nebraska Medical Center Durham
Research Center II in the Hinrichs lab. All wires between the electrode board and
the RCL meter were taped down to avoid movement artifacts during measurement,
and the location of the electrode board was marked on the work surface to ensure
that it would be placed in the same position for every measurement.
4.3 Chip-level Testing Setups
Each iteration of the CBCM core required a different method of testing. What follows
is a description of each chip’s testing setup.
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4.3.1 CBCMSS1 Setup
The first CBCM chip, dubbed CBCMSS1, had no internal memory elements. This
required information about calibration and overrides to be supplied externally. The
testing setup consisted of a three-layer stack of printed circuit boards. The bottom
layer was an Arduino Mega 2560 microcontroller board. The Mega2560 is based on the
Atmel ATmega2560 microprocessor, which provides enough digital I/O elements to
fully control the CBCMSS chip. All generated signals were output along a peripheral
rectangle of headers.
The second board contained all of the external elements necessary to support the
CBCMSS chip. This included a TI DAC128S085 digital-to-analog converter (con-
trolled by the SPI module of the Mega 2560) for providing the shutoff threshold
voltage for the anti-leakage comparators, the reset threshold voltage for the output
comparator, and a cascode bias voltage for the comparator. The board also contained
a low-drop out chip designed to supply power separate from that of the Arduino. This
chip took an input voltage of 6 to 12 volts from a benchtop power source to convert
to 5 volts, and was used to power both the DAC and the CBCMSS chip. The use of
this power source helped to ensure that the chip would experience as little power sup-
ply noise as possible. Finally, the second board contained five potentiometers, each
attached to a different internal bias network. The use of the potentiometers allowed
for the fine-tuning of bias networks in case of inaccuracies or failure. All signals that
were generated for use by the chip were connected from the Arduino headers to an
internal ring of headers to allow for easy access to the top board. The board can be
seen in figure 4.1.
The top board in the setup served solely as a method for connecting the chip
to the signals generated by the Arduino and middle board. The board consisted of
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Figure 4.1: The middle board of the CBCMSS1 test setup. Power regulation devices
are found on the underside of the board.
both sets of headers from the previous two boards as well as the actual CBCMSS
chip. The board was also outfitted with bypass capacitors between VDD and ground.
These were placed as close as possible to the CBCMSS chip to reduce any extraneous
capacitance effects at the pins of the package. In the interest of easing any trou-
bleshooting efforts, any signal generated by any board was made available to access
via the headers on the top board. Figure 4.2 shows the CBCMSS1 top board. T
Once powered, the CBCMSS setup could be controlled entirely from a USB con-
nection to the Arduino board. The Arduino IDE was used with this connection to
program the Arduino to provide the necessary clock signal and serial data to the
CBCM chip and DAC, respectively. It was also used to monitor ΦOut via digital
input pins. For differing setups, the amount of Φ1 pulses were counted for every ΦOut
pulse. This provided a basic measure of how quickly CInt charge-up was happening
for the different inputs. All debugging and measurement messages were printed to
the computer via the USB connection. Figure 4.3 shows how the three boards stack
when fully assembled.
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Figure 4.2: The top board of the CBCMSS1 test setup. Bypass capacitors are placed
on the underside.
4.3.2 CBCMSS2 Setup
The experimental setup for the second chip was essentially similar to that of the
first. However, the removal of the output comparator and the addition of the 32-bit
SPI control register greatly reduced the amount of required external control signals.
The overall setup remained as a three-layer stack of printed circuit boards with the
Arduino Mega 2560 as the base level. The midboard (figure 4.4) still contained an
LDO-based 5 volt power supply circuit, bias potentiometers, and a TI DAC128S085
chip, but it was only required to provide the threshold voltage for the anti-leakage
circuitry and an analog voltage VDDA for the added output stage of the chip. The
added output stage is detailed in the next paragraph.
And finally, the top board (figure 4.5) still contained the actual CBCMSS2 chip,
along with bypass capacitors to help with power source noise absorption.
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Figure 4.3: The fully assembled CBCMSS1 test setup.
To control the on-chip SPI register, a second SPI routine was written for the
Arduino, allowing both the DAC and the chip SPI to be controlled separately.
The most notable difference between the first and second iterations of the CBCM
test circuitry is the addition of a fourth board to the latter. The board served as
a makeshift interface between the CBCM chip’s current-based output and a single-
chip multi-channel analyzer with an event-driven, charge-sensitive amplifier that was
used to quantify its output [38]. The board consisted of an integrating capacitor, a
pull down resistor, and a coupling capacitor, arranged as shown in figure 4.6. The
integrating capacitor can be adjusted to make the output more or less prominent as
needed.
The integrated signal can then be passed to the single-chip MCA for quantifi-
cation and analysis. It should be noted that for this chip, the full computational
capabilities of the MCA were not used. Instead, the amplified input was observed on
an oscilloscope attached to the pre-amplified output of the circuit’s front-end.
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Figure 4.4: The middle board of the CBCMSS1 test setup. Again, power regulation
devices are found on the underside of the board.
4.3.3 CBCMSS3 Setup
The experimental setup underwent heavy revisions for the third chip. The entire
setup consists of three boards again, but this time the boards are laid out side to
side, with active components only placed on two. The central board contains the
CBCMSS3 chip, along with all support circuitry needed for its immediate operation.
The board is controlled by an TI MSP430G2553 microcontroller, which controls all
generated clock signals as well as all serial communication to the CBCMSS chip. The
MSP430 can be programmed via a 4-pin ‘Spy-Bi-Wire’ header located beneath the
chip. The board also includes a 6-pin FTDI header above the chip, which, when
connected via an FTDI-USB interface to a computer provides power to the board as
well as the ability to monitor the MSP430’s transmitted debug messages. The USB
power is cleaned by an inductive choke working with a series of bypass capacitors
for noise reduction. From there, it is either fed to the components requiring 5 volt
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Figure 4.5: The top board of the CBCMSS2 test setup. Bypass capacitors are found
on the underside of the board.
power rails, or it is stepped down to 3.3 volts via an LDO chip similar to those used
in previous iterations of the system.
The board includes jumpers to feed in auxiliary voltages and clock signals should
any internal systems fail. Analog voltages are still provided by a TI DAC128S0185
digital-to-analog chip, but the only essential signals it provides are the threshold
voltage for the anti-leakage comparator and VDDA for the output integrating circuit.
All analog voltages are broken out to an 8-pin header for Bias network trimming
is provided by a digital potentiometer circuit. The CBCM chip, the DAC, and the
digital potentiometer circuit all operate off of the MSP430’s SPI interface. It should
be noted that the MSP430 operates at a voltage of 3.3 volts, while the CBCM chip
and the DAC operate off of 5 volts. To ensure compatibility, two bidirectional level
translator chips, the TXB0104 and TXB0108, convert up to eleven signals between
3.3 volts and 5 volts as needed. The CSense and CRef inputs are broken out of the
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Figure 4.6: Schematic of the interface board for the CBCMSS2 experimental setup.
This was discrete from the CBCMSS2 PCB stack, but was integrated into the
CBCMSS3 circuit board.
CBCM chip and are fed to the left-most board by way of a three-pin horizontal header.
The output current node is broken out to an integrating circuit and then fed out to
one of four channels on the right side of the board. The integrating capacitor for
the integrating circuit can be selected as a discrete component or soldered down as
a surface mount device. For the trials detailed in this project, a discrete integrating
capacitor of 33 nF was used. Once a channel is selected by placing a jumper on the
appropriate line, the current line is fed to the single-chip MCA for quantification.
The left-most board contains a matched set of electrodes identical to those used
in the fluid tests detailed above. A 3D-printed ABS structure of size 1.047” by 1.375”
by 0.25” with well cutouts of size 0.375” by 0.797” is placed over the electrodes. The
structure is designed to isolate the wells from each other while still allowing fluid
deposition from above, and is held in place with a two-part hobby-grade epoxy. The
electrodes are connected to the main CBCM chip as the capacitive inputs. Figure 4.7a
shows a computer-aided mock-up of the electrode, and figure 4.7b shows a close-up
35
of the electrode with the attached well.
(a) A computer-aided mock-up of the elec-
trode board.
(b) A close-up of the electrode board.
Figure 4.7: Images detailing the construction of the electrode board.
Finally, the right-most board is the single-chip multi-channel analyzer. It is de-
scribed in more detail in section 4.4.
When fully calibrated, the test setup is powered by an FTDI header on the MCA.
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It should be noted that powering the setup in this way prevents any FTDI connection
to the main CBCM board, as attaching FTDI cables to both headers would cause
the 5 volt lines from both cables to conflict with each other, potentially damaging
the electronics. When fully set up, the whole setup is placed in a metal enclosure
and sealed with a metal lid. Communication to the MCA is done via an FTDI-USB
interface board positioned near a hole in the side of the enclosure. The metal enclosure
serves to limit the effect of electromagnetic interference on the system. The output
of the CBCM chip is analyzed by the MCA and output on command to a terminal
window via the FTDI-USB connection.
Figure 4.8: The CBCMSS3 test setup.
Figure 4.8 shows how the CBCMSS3 test setup is constructed. Figure 4.9 shows
the placement of the level translator circuits on the bottom of the CBCMSS3 circuit
board, and 4.10 shows the entire test setup inside of the selected metal enclosure
while attached to the USB-FTDI interface board.
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Figure 4.9: The underside of the CBCMSS3 test setup’s central board.
4.4 Multichannel Analyzer Circuit
In the later two iterations of the circuit, the output of the CBCM core is modified
from a digital signal to an analog current. In order to effectively detect, analyze, and
quantify what may be a very small current, we need to use a highly sensitive detection
scheme. To this end, we use a single-chip multi-channel analyzer with an event-
driven charge-sensitive front end. The front-end preamplifier of the MCA converts
the detected current into a voltage, which is then integrated and converted to a digital
level by an analog-to-digital comparator. The MCA has a custom microcontroller core
which then sorts the digital value into one of a set amount of bins. The ratio of input
current to preamplified voltage can be modified via serial communication with the
microcontroller core, allowing us to tightly control and calibrate how the CBCM
output shows up. The MCA core can then output the recorded data to us, both in
histogram form for immediate analysis as well as table form for analysis by other
software, via the serial terminal.
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Figure 4.10: The CBCMSS3 test setup inside the shielding enclosure, attached to the
USB-FTDI interface board.
4.5 Conclusion
We now have a basic understanding of how the fluid capacitance trials and the CBCM
systems were set up for experimentation. Each system required a new testing appa-
ratus to be designed in order to provide the most information. In the next section,
we will explain how the various experiments were run.
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Chapter 5
Experimental Protocols
5.1 Overview
Over the course of this project, experimental protocols had to be designed to ensure
repeatability of any trials that were susceptible to external influence. What follows is
a summary of those protocols. We will begin with the procedure for testing the DC
capacitance of circuit board-level interdigitated electrodes. We will then explain how
solutions of synthetic DNA were diluted and prepared for testing. We will conclude
with information on how tests of the third CBCM iteration were conducted.
5.2 Fluid Capacitance Test Procedure
Fluid tests were conducted on printed circuit board electrodes as described in section
4. For the purpose of the standalone fluid test, each electrode terminal was attached
to a surface mount test point for attachment to an RCL meter. The electrode traces
were surrounded by a 1/4” high wall of silicone to create a makeshift well.
Testing was done in the Hinrichs lab of the Durham Research Center’s Tower II.
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The location was chosen for its relatively low levels of electromagnetic interference, as
the layout of the electrodes makes them particularly susceptible to picking up noise.
A location was selected on a lab bench and the location for the electrode was marked
down. During all measurements, the electrode would be secured to this position.
The test points on the PCB would be connected to an Agilent U1733C RCL meter
measuring series capacitance. The leads of the meter were taped down to the effect
of movement artifacts during measurement.
Before each trial, the electrode needs to be cleaned. It is first rinsed with distilled
water. After being shaken dry, the electrode is placed underneath a hair dryer. The
hair dryer is run on high heat for two minutes to dry out any remaining moisture. The
electrode is removed from under the hair dryer and allowed to cool down, preferably
on a metal surface, for four minutes.
After the electrode has been cleaned, it is returned to the marked position on the
workbench and taped down. The RCL meter is connected to the test points, and
the dry capacitance is recorded. At this point, 0.6 mL of the fluid to be analyzed
is collected in a sterile filter-tipped micropipette and deposited on evenly on the
electrode. At one minute after fluid deposition, the wet capacitance is recorded from
the RCL meter. The electrode can then be removed and cleaned for another trial.
For this project, three solutions of DNA were tested using this method: a solution
of single-stranded DNA (ssDNA), a solution of double-stranded DNA (dsDNA), and
a solution of near-complementary strands of single-stranded DNA. The procedure
for preparing these solutions is detailed later. Varying concentrations of salt water
were also tested to confirm that changes in fluid capacitance can be measured with
standard lab equipment.
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5.3 DNA Dilution Procedure
Before solution samples can be prepared, synthetic DNA has to be resuspended and
diluted. The DNA sequences used in this project were 30 bases long and were pre-
pared artificially by Eurofins MWG Operon. Three sequences were prepared: A probe
molecule of sequence (5’)GATCATCTACGCCGGACCCGGGCATCGTGG(3’), a com-
plement to the probe molecule with sequence (5’)CCACGATGCCCGGGTCCGGCG-
TAGATGATC(3’), and a three-base mismatched complement to the probe molecule
with sequence (5’)CCACGATGCCCGGGTCCAGCGTAGATGATC(3’). Each se-
quence was ordered on a 1 µM scale and was delivered in lyophilized form.
It should be noted that all transfer of fluids detailed in this section are done
with sterile filter-tipped micropipettes. Standard lab procedures to avoid cross-
contamination of reagents and samples were observed at all times.
Each sequence in an order of DNA comes in a separate centrifuge tube. Each tube
is spun briefly in a centrifuge. Then, TE buffer is added to create a 1 mmol solution
of DNA. The tube is then vortexed for 10 seconds, spun in a centrifuge for 3 seconds,
and then vortexed again briefly to ensure that the contents are thoroughly mixed.
The 1 mmol solution is aliquoted out into separate sterile microcentrifuge tubes in
50 µL portions to protect against contamination. To create a dilute stock of DNA,
10 µL of 1 mmol DNA solution is added to 2 mL of 5M NaCl solution in a sterile
centrifuge tube. The final volume is then brought up to 10 mL with sterile TE. The
mixture is then inverted 10 times, and vortexed at high speed for 10 seconds. The
mixture can be scaled proportionally to create any volume of dilute solution desired
as long as there are enough reagents to do so. ‘Empty’ solution for use as a control
test was also made by replacing the 10 µL of 1 mmol DNA solution with 10 muL of
TE.
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To create sample solutions hybridized DNA, equal proportions of dilute probe
sequence DNA solution and dilute complement sequence DNA solution are mixed in
a sterile centrifuge tube. The tube is then inverted 10 times and vortexed for 10
seconds to ensure mixing of solutions. The mixture is then sealed and put in a hot
water bath at a temperature of 80 to 90◦ Celsius for five to six minutes. Heating
the mixture to above the TM value of the DNA allows for existing hybridization to
be non-destructively broken and increases the specificity of the hydrogen bonding
between strands. Afterwards, the sample is removed from heat and allowed to cool
to room temperature before any trials are done with it.
When samples were not in use for extended periods of time, they were stored in
a non-self-defrosting refrigerator to prevent degradation of DNA molecules.
Using the procedure stated above, solutions of probe sequence DNA, hybridized
probe sequence and complement DNA, and partially hybridized probe sequence and
mismatch DNA were made.
5.4 CBCMSS1 and CBCMSS2 Testing
Procedures
The testing method for the first two iterations of the CBCMSS system were entirely
computer controlled and very simple to do. As such, their descriptions can be found
in sections 6.2.2 and 6.3.2, respectively.
5.5 CBCMSS3 Testing Procedure
For the final test setup of the CBCM circuit, there were several possible sources for
externally introduced inaccuracies or error. Because of this it became important to
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follow a set procedure for running tests in order to minimize the chance of external
error skewing the results.
As described in Section 4.3.3, the entire setup is placed in an aluminum box
that is tied to the circuits’ ground plane. This helps to reduce the effect of external
electromagnetic interference on the system. In between trials, the test solutions are
kept in a refrigerator. Before a trial begins, the electrode board is cleaned using the
same process as detailed in section 5.2. Once the electrode board has cooled down, it
is attached to the left header of the CBCM board. The FTDI interface is connected to
a laptop via USB cable, powering up the system. Once the MCA board is initialized,
it is calibrated to have an integrating capacitance of 3.2 pF and a feedback resistor
bias voltage of 1.58 V.
When the trial is ready to begin, the test solutions are brought out of the refrig-
erator. Two micropipettes with sterile filter-tips are used to draw 0.6 mL of each
sample. The samples are then deposited simultaneously on each electrode. The lid to
the enclosure should then be put on and secured with six screws as quickly as possi-
ble. The unused fluid samples should also be sealed and returned to the refrigerator
as well. One minute after depositing the fluid, the MCA board’s histogram should be
cleared via serial command. This allows us to eliminate any artifacts in the histogram
that may have resulted from the fluid deposition or open enclosure. Histogram data
should be printed every minute after that, up to and including the sixth minute. The
histogram is then cleared at the fifteenth minute, with the data being dumped three
minutes later. This should happen again at the 27th minute, the 37th minute, and
the 42nd minute. In the end, 9 different sets of histogram data should be printed out.
After the last histogram is printed at the 45th minute, the enclosure can be opened
and the electrode board can be removed for cleaning. From the start of cleaning to
the last histogram capture, a full trial takes approximately 55 minutes.
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It should be noted that based on the results presented in section 6.4, it was
predicted that the capacitances of the dsDNA and mismatch samples would be higher
than that of the ssDNA sample. Because of this, the samples were placed on the Cref
electrode so that it would theoretically cause the histogram peaks to shift upwards
and maintain the original operation of the circuit.
5.5.1 Histogram Data Analysis
The MCA has a custom command, designated ‘pd’ designed to make data acquisition
easier for this particular application. This program does a number of tasks back to
back, allowing us to complete many tasks with one command. The program begins by
aggregating generated counts and putting them into a histogram as described earlier.
It then uses linear interpolation at set locations to reduce nonlinearity errors caused
by the MCA board’s analog-to-digital comparator. Next, the data is passed through
a triangular filter to smooth out signal jitter. The program takes the first derivative
of the smoothed data and checks for zero-crossings. By iteratively going down the
list of zero-crossings, the program can then tell print the location and height of the
highest peak on the histogram. Finally, once the highest peak is found, the -3dB and
-6dB widths are found and reported. The program ends by doing a data dump of the
raw and smooth histogram data in bin-height pairs to the terminal.
If the terminal is set to record activity to a log, by using the pd command we can
easily gather multiple histograms of data for later analysis.
5.6 Conclusion
In this chapter, we covered the specifics of how to prepare and execute the various
specialized test procedures used during this project. In the next chapter, we will
45
present the results of these experiments.
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Chapter 6
Results
6.1 Introduction
At this point, we have a basic understanding of the concepts of biosensing. We also
have a grasp on how the CBCM system works, and how each CBCMSS iteration was
set up and used for experimentation. With this knowledge, we can now move on to
examine the results of our experimentation. We will begin by looking at the results
of the first two iterations of the CBCMSS system, as they provide us with evidence
as to how well the system works for detecting differences between input capacitances.
We will then examine the results of the standalone fluid capacitance tests as well as
the results of the final CBCMSS3 system and what they mean for our initial goal of
detecting DNA hybridization in situ.
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6.2 CBCMSS1 Results
6.2.1 Circuit Operation
Before tests on the detection capabilities of the chip could be conducted, we had to
first determine whether or not the auxiliary supporting circuitry was functional. We
did this by powering the chip, feeding in the required clock and threshold signals,
and checking if we could observe the auxiliary signals at their designated pins. We
were able to detect the bias voltages as well as the internally generated clock signals
without any problem. We were also able to observe the charge-up behavior of the
integrating capacitor moving in time with the output clock signal, as shown in figure
6.1. Based on this, we were able to conclude that the chip circuitry was operating as
expected.
6.2.2 Detection Results
The CBCMSS1 chip was tested using the experimental setup described in chapter 4.
The cores were set to measure the capacitances of one of the three pairs of interdigi-
tated capacitors. The calibration bits were then modified from low to high values to
see if the output signal ΦOut changed in response. The period of ΦOut was measured
in terms of Φ1 pulses and used as an indicator of the chip’s response. Tables 6.1
through 6.9 shows the results from these tests.
As the tuning word increases in magnitude and strengthens the CSense current
mirror, the period of the output gets longer and longer, as we would expect. From
this it can be said that the CBCM core operates as we expected.
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Figure 6.1: Integrated charge and output clock signal from the CBCMSS1 test setup.
6.3 CBCMSS2 Results
6.3.1 Circuit Operation
The auxiliary circuits of the CBCMSS2 chip were tested in the same way as those
of the CBCMSS1 system. Again, all of the secondary signals that were broken out
could be observed at their respective pins. One notable difference was that we could
not observe the output signal without an external signal, as it had been converted to
a very small, quick pulse of current due to the removal of the integrating capacitor,
the output buffer, and the output comparator. The existence of the output signal
was proven during the detection trials with the addition of the interface board.
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Doubler Tuning Word Output Period
Off
0 19 pulses
1 15 pulses
2 20 pulses
4 20 pulses
8 33 pulses
16 32 pulses
32 69 pulses
64 No Response
On
0 17 pulses
1 13 pulses
2 17 pulses
4 20 pulses
8 26 pulses
16 39 pulses
32 322 pulses
64 No response
Table 6.1: Output of the 200 fF core testing the first pair of capacitors with different
combinations of tuning bits and doubling function.
Doubler Tuning Word Output Period
Off
0 19 pulses
1 15 pulses
2 20 pulses
4 20 pulses
8 25 pulses
16 26 pulses
32 40 pulses
64 116 pulses
On
0 17 pulses
1 13 pulses
2 17 pulses
4 17 pulses
8 20 pulses
16 25 pulses
32 39 pulses
64 129 pulses
Table 6.2: Output of the 200 fF core testing the second pair of capacitors with different
combinations of tuning bits and doubling function.
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Doubler Tuning Word Output Period
Off
0 16 pulses
1 12 pulses
2 16 pulses
4 17 pulses
8 24 pulses
16 24 pulses
32 39 pulses
64 150 pulses
On
0 13 pulses
1 10 pulses
2 13 pulses
4 14 pulses
8 17 pulses
16 21 pulses
32 39 pulses
64 315 pulses
Table 6.3: Output of the 200 fF core testing the third pair of capacitors with different
combinations of tuning bits and doubling function.
Doubler Tuning Word Output Period
Off
0 23 pulses
1 17 pulses
2 23 pulses
4 23 pulses
8 32 pulses
16 33 pulses
32 50 pulses
64 113 pulses
On
0 20 pulses
1 15 pulses
2 20 pulses
4 21 pulses
8 27 pulses
16 37 pulses
32 75 pulses
64 No response
Table 6.4: Output of the 5 pF core testing the first pair of capacitors with different
combinations of tuning bits and doubling function.
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Doubler Tuning Word Output Period
Off
0 22 pulses
1 17 pulses
2 23 pulses
4 23 pulses
8 26 pulses
16 27 pulses
32 36 pulses
64 56 pulses
On
0 20 pulses
1 15 pulses
2 20 pulses
4 20 pulses
8 21 pulses
16 26 pulses
32 34 pulses
64 55 pulses
Table 6.5: Output of the 5 pF core testing the second pair of capacitors with different
combinations of tuning bits and doubling function.
Doubler Tuning Word Output Period
Off
0 19 pulses
1 14 pulses
2 19 pulses
4 19 pulses
8 25 pulses
16 26 pulses
32 35 pulses
64 58 pulses
On
0 15 pulses
1 11 pulses
2 15 pulses
4 16 pulses
8 18 pulses
16 22 pulses
32 32 pulses
64 54 pulses
Table 6.6: Output of the 5 pF core testing the third pair of capacitors with different
combinations of tuning bits and doubling function.
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Doubler Tuning Word Output Period
Off
0 23 pulses
1 19 pulses
2 24 pulses
4 24 pulses
8 40 pulses
16 42 pulses
32 77 pulses
64 No response
On
0 18 pulses
1 15 pulses
2 19 pulses
4 21 pulses
8 30 pulses
16 55 pulses
32 No response
64 No response
Table 6.7: Output of the 25 pF core testing the first pair of capacitors with different
combinations of tuning bits and doubling function.
Doubler Tuning Word Output Period
Off
0 23 pulses
1 19 pulses
2 24 pulses
4 24 pulses
8 27 pulses
16 29 pulses
32 38 pulses
64 71 pulses
On
0 18 pulses
1 15 pulses
2 19 pulses
4 19 pulses
8 22 pulses
16 26 pulses
32 35 pulses
64 74 pulses
Table 6.8: Output of the 25 pF core testing the second pair of capacitors with different
combinations of tuning bits and doubling function.
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Doubler Tuning Word Output Period
Off
0 17 pulses
1 14 pulses
2 18 pulses
4 18 pulses
8 25 pulses
16 26 pulses
32 35 pulses
64 72 pulses
On
0 12 pulses
1 10 pulses
2 12 pulses
4 13 pulses
8 15 pulses
16 20 pulses
32 29 pulses
64 73 pulses
Table 6.9: Output of the 25 pF core testing the third pair of capacitors with different
combinations of tuning bits and doubling function.
6.3.2 Detection Results
The CBCMSS2 chip was intended as a proof of concept for the current-based output
that the third design iteration is based on. The chip was tested in the experimental
setup described in chapter 4, with the fourth interface board on top of the previous
three. The output of the interface board was connected to the MCA board, and the
preamplifier output of the MCA was monitored with an oscilloscope. Specifically, the
fourth CBCM core (attached to the common centroid bank of capacitors) was tested.
As the sensing capacitor was increased by activating more and more capacitors in
the capacitor bank, the preamp output waveform grew taller and wider in profile,
indicating that the CBCM circuit was outputting a current that was proportional to
the difference in capacitance.
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6.4 External Electrode Test Results
Before the final design of the CBCMSS3 setup could be completed, tests were con-
ducted to determine the feasibility of using external electrodes with a CBCM system.
The procedure for testing the electrodes is detailed in section 5.2. The obtained
results for wet capacitance are illustrated in figure 6.2.
Figure 6.2: Fluid capacitance test results across three separate trials.
The results showed that the DC capacitance of ssDNA samples was generally
higher than that of dsDNA samples, which were higher in capacitance than mis-
matched samples. The decision to place samples on the Cref electrode of the CBCMSS3
setup was made based on this data.
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6.5 CBCMSS3 Results
6.5.1 Circuit Operation
Again, before we could test the detection capabilities of the experimental setup, it
was necessary to test whether the bias and auxiliary voltages and clock signals were
being generated. This time, it was found that the Φ2 clock signal that was supposed
to be internally generated was not present, despite the apparently correct bias volt-
ages being observed. Because the rest of the subcircuits appeared functional, it was
concluded that the missing signal was caused by a failure in the clock generation cir-
cuit. However, we were unable to determine the reason for this failure. The problem
of the missing signal was circumvented by overriding the internally generated signal
path using the SPI interface and feeding in an externally generated Φ2 signal from
the MSP430, through the level shifters, to the CBCMSS3 chip. Once this was done,
the rest of the chip operated as expected.
6.5.2 Detection Results
The CBCMSS3 test setup was used to conduct the trial outlined in Section 5.5. The
figures 6.3 through 6.11 show the output histograms at the various minute markers.
Table 6.10 lists the exact peak locations for the histograms by minute.
In the first few minutes after fluid deposition, the peaks for all three samples are
within two bins of each other. However, by the 18th minute, the peak for the mismatch
DNA has shifted drastically downward from the other two. The dsDNA peak follows
suit by the thirtieth minute, trailing behind it. By the minute 45, the mismatch
peak has all but stopped moving, while dsDNA peak continues to shift downward.
During this time, the ssDNA peak remains relatively constant in its position. The
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Figure 6.3: Histogram output at 2 minutes after refrigerated fluid deposition.
Figure 6.4: Histogram output at 3 minutes after refrigerated fluid deposition.
different speeds with which the dsDNA and mismatch peaks shift will require further
investigation, but based on this data, our main goal has been accomplished. By
looking at minute 30, we can easily distinguish between the single-stranded DNA,
the double-stranded DNA, and the mismatch DNA.
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Figure 6.5: Histogram output at 4 minutes after refrigerated fluid deposition.
Figure 6.6: Histogram output at 5 minutes after refrigerated fluid deposition.
In order to reduce the effect of the solution heating up from refrigerator temper-
atures on the data, a second set of tests was run. In these tests, the samples were
allowed to sit outside the fridge for 45 minutes. Afterwards, data was collected in
the same manner as before. In this set of tests, the changing samples were placed on
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Figure 6.7: Histogram output at 6 minutes after refrigerated fluid deposition.
Figure 6.8: Histogram output at 18 minutes after refrigerated fluid deposition.
CSense instead of CRef to see if the peaks would shift to the right instead. Figures 6.12
through 6.16 show the resulting histograms from the first six minutes of the tests.
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Figure 6.9: Histogram output at 30 minutes after refrigerated fluid deposition.
Figure 6.10: Histogram output at 40 minutes after refrigerated fluid deposition.
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Figure 6.11: Histogram output at 45 minutes after refrigerated fluid deposition.
Minute
Peak Location
ssDNA dsDNA Mismatch
2 132 132 134
3 132 132 134
4 132 132 134
5 134 132 134
6 134 132 133
18 131 131 122
30 131 125 121
40 130 121 116
45 131 116 115
Table 6.10: Peak locations for each histogram in the refrigerated trials.
Minute
Peak Location
ssDNA dsDNA Mismatch
2 132 138 132
3 132 139 132
4 132 140 132
5 132 140 132
6 132 140 132
Table 6.11: Peak locations for each histogram in the room temperature trials.
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Figure 6.12: Histogram output at 2 minutes after room-temperature fluid deposition.
Figure 6.13: Histogram output at 3 minutes after room-temperature fluid deposition.
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Figure 6.14: Histogram output at 4 minutes after room-temperature fluid deposition.
Figure 6.15: Histogram output at 5 minutes after room-temperature fluid deposition.
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Figure 6.16: Histogram output at 6 minutes after room-temperature fluid deposition.
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From the histograms, we can see that the dsDNA peak shifted the right while the
other two peaks remained stationary. We can also see that this shift is noticeable at a
much earlier time, with the difference in location clearly evident by minute 2. Table
6.11 shows the precise peak location for the first six minutes.
The reasons for the peak shift remain under speculation. All samples were de-
posited immediately after being removed from a refrigerator. The inital low temper-
ature may have impeded the physical change necessary for the peak shift in the first
few minutes. It is also important to note that after deposition, all fluid samples were
continuously pulsed with AC current at a frequency of approximately 195 Hz. The
continued pulsing may have had a significant role in causing the sample capacitances
to increase.
6.5.3 Power Consumption
The third testing setup was also briefly tested for power consumption. To do so, the
5 volt pin of the MCA FTDI header was put in series with a multimeter and the
resulting current was measured. The current was measured at two times: when the
circuit is simply pulsing the samples with no analysis or data transmission, and when
the circuit is actively printing and analyzing the recorded data for peak locations and
widths. Table 6.12 shows the results of these measurements.
Operation Mode Current Draw Power Consumption
Pulsing 3.05 mA 15.25 mW
Analysis and Printing 13.2 mA 66 mW
Table 6.12: Current draw and power consumption of the CBCMSS3 test setup in the
two main operational states.
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6.6 Conclusion
Based on the results presented here, we concluded that it is possible to detect and
identify whether a sample of DNA contains single-stranded DNA, double-stranded
DNA, or partially-mismatched double-stranded DNA. Also, based on the differing
results of the fluid capacitance tests and the CBCMSS3 tests, we concluded that the
measured capacitance of a DNA solution differs depending on the method used to
obtain it.
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Chapter 7
Conclusion and Future Work
7.1 Conclusion
A charge-based capacitive monitoring system has been designed and implemented ac-
cording to existing literature, and has then been refined for the detection of hybridized
DNA in fluid samples. Operation of a charge-based output is first verified on an Ar-
duino controlled platform, and is later fully realized on an MSP430 controlled board
attached to a multichannel analyzer with a charge-sensitive amplifier front-end. The
capacitive properties of saline and DNA solutions are tested and verified using printed
circuit board electrodes and a handheld RCL monitor. The capacitance of the fluids
are then shown to behave differently when under pulsed conditions. The final sys-
tem is used to reliably and accurately detect and distinguish between single-stranded
DNA, fully hybridized DNA, and mismatch-hybridized DNA.
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7.2 Future Work
The most exciting implication of the device detailed in this thesis pertains to low-cost
medicine. This system can detect the properties of DNA that is freely floating in so-
lution. Most other systems designed to detect DNA require the use of functionalized
electrodes, which are often microscopic in scale. Such electrodes are costly to manu-
facture and difficult to maintain and reuse for extended periods of time. On the other
hand, our printed circuit board electrodes are extremely inexpensive, costing under
$3.50 per board when fabricated on a small scale. The central chip itself is fabricated
using an old and relatively inexpensive silicon technology. All of this serves to drive
down the cost of the final product.
The device itself can easily be used for rapid diagnosis of patients in the field.
If, for any given patient, we can determine a list of the most common pathogenic
agents that may affect their lives, we can easily prepare a collection of probe DNA
sequences that represent unique parts of the pathogens’ DNA. Once we have that, all
we need to do is get a sample from the patient’s bodily metagenome and process it to
get a collection of single-stranded DNA. We can then mix the single-stranded DNA
from the patient with the various probe sequences from our list of usual suspects and
analyze the result with the CBCM device. If hybridization is detected, we know what
the patient is infected with. The low profile of the device and amount of computation
that can be done without any bulky external devices make it ideal for low-resource
environments such as small clinics and field hospitals.
The operation of this system has not been fully explored. As such, the the future
work on this system will largely entail the removal of potential confounding variables
and developing improvements to the overall system. Those confounding variables can
be grouped into a number of categories as follows:
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• Bioinformatic considerations
– Probe Composition (i.e. GC composition)
– Probe length
– Amount of detectable mismatch between molecules
• Physical considerations
– Solution effects
– Duty cycle effect on solutions
– Signal frequency effect on solution
– Temperature effects (partially explored)
– Electrode construction
∗ Finger spacing
∗ Finger count
∗ Total electrode area
– Sample degradation
– Sample concentration
– Electrode cleaning process
• Circuit considerations
– Limits of amplification
• Device considerations
– Degree of EMI shielding required
∗ Environmental considerations
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– Sample application methods
∗ Microfluidics vs manual application
In addition to the listed considerations, alternative designs and uses of the CBCM
circuit can also be considered. For example, by altering the mirror ratio of the CBCM
core, the overall system could be used to assess the identity of one sample instead of
comparing the difference between two at a time.
Another major objective will be to determine a method of obtaining representative
metagenome samples from patients. For this system to work as a diagnostic tool, it
needs to have a realistic and relatively simple way of getting a sample from a patient.
If sample acquisition takes six hours and requires the use of a well-stocked biological
lab, then it will effectively prevent the use of this device in any sort of low-resource
environment.
Finally, improvements to the overall circuit can also be developed. Increased
control of circuit operation would provide the ability to greatly tailor the CBCM
testing ability to our needs. For example, the ability to modify the CBCM clock signal
frequencies and duty cycles, as well as the ability to effect intermittent operation
(where pulsing can be paused for a predetermined period of time) would greatly
benefit the device’s operation.
All told, there is a healthy amount of work to be done before this device can be
used as a reliable patient diagnosis tool, but the end goal is definitely visible.
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